Unified fpga folders

This commit is contained in:
d18c7db 2023-05-30 19:47:27 +02:00
commit c59bdec4f2
114 changed files with 1852 additions and 4814 deletions

22
fpga/mux2_onein.v Normal file
View file

@ -0,0 +1,22 @@
//-----------------------------------------------------------------------------
// Two way MUX.
//
// kombi, 2020.05
//-----------------------------------------------------------------------------
module mux2_one(
input [1:0] sel,
output reg y,
input x0,
input x1
);
always @(*)
begin
case (sel)
1'b0: y = x1;
1'b1: y = x0;
endcase
end
endmodule